Abstract-An alternative method to fixed quality acceptance limits for in-line yield control is proposed. Our study is based on a sensitivity analysis, which has revealed that conventional parametric yield-control techniques using fixed in-line acceptance (tolerance) limits, as traditionally used in semiconductor manufacturing, are not efficient in deep submicron-size devices.
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V. CONCLUSION We have developed a fast oxide reliability module for digital CMOS circuits for the circuit-level reliability simulator BERT. The stress activity on the gate oxides is analyzed using a logic simulator. The bum-in simulation predicts a significant improvement to the circuit reliability after a bum-in pass. The use of the figure-of-demerit r is a convenient way to gauge the effectiveness of the bum-in simulation without a full two-pass simulation.
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I. INTRODUCTION
Improvements in integrated circuit (IC) manufacturing techniques and equipment have been dictated mainly by the need for changes and refinement of semiconductor technology itself. As soon as technology catches up with the demand of refinement, the frontiers are pushed further forward. A factory, initially equipped with state of the art equipment to guarantee a well-controlled production environment, is soon pushed by competition and market demands into extreme production, stretching conditions to the limitations of equipment. With conditions close to the limitations of equipment there is little slack, and processes are less controllable. For example, a replication equipment may be well controlled for OS-pm, but not for 0.25-pm line widths. With current equipment resolution, the main limitation of conventional process control is the inability to control fluctuations to the level required in deep submicron devices. This is because with the downscaling, some physical effects may become more pronounced and dominant over others, changing the effect of manufacturing fluctuations on the device. Several 0.1-pm MOSFET's have been [4] , providing reason to expect that commercial production at this level may come to fruition in the future. While the published results claim improved device electrical characteristics, these device dimensions raise the important practical question as to whether it will be possible to reproduce these devices in larger numbers with acceptable yields.
It is the purpose of this paper to present an efficient method for parametric yield control. This method is based on a novel in-line quality acceptance criterion where the acceptfreject decision is delayed until further on in the process, because the in-line measurement information can be used in a more profitable way. It is also shown in this paper why traditional fixed-quality acceptance (tolerance) limits for in-line measurements are unsuitable to achieve high parametric yield for deep submicron devices.
BOUNDARIES OF THE CRITICAL PROCESSING PARAMETERS
To gain insight into the effects of process parameters on deep submicron devices a study [5] , [6] based on simulation using MIN-IMOS [7] has been carried out for a 0.1-pm deep submicron MOSFET designed at IBM [1], using fluctuations which can be found typically in modem integrated circuit manufacturing. The suitability of MINIMOS as a simulation tool for deep submicron devices has been asserted previously [8] . In that study attention has been focused on four main device parameters: the threshold voltage, the transconductance, the drain current when the transistor is off, and the substrate current.
The study revealed that only a few processing parameters are critical contributors to the device parameter manufacturing fluctuations.
In particular, for the threshold voltage, the Pareto Analysis [9] results are as follows: that the gate oxide thickness (TOX) would contribute typically with more than 60% to the threshold voltage fluctuation, the gate length (LENG) would add another 20%, and the energy for threshold voltage adjustment implant (ENER) would add further 15% to the overall fluctuation. Thus, it is on these three processing parameters on which control should be exerted.
A set of threshold voltage values were obtained by simulation, using different combinations of the three critical processing parameter values, taken at regularly spaced points laying within two standard deviations around the processing specification data (recipe). From this set, all those data points were selected, which would fall into the acceptable range for the threshold voltage. We chose the range of 0.1 V 5 V t h 5 0.25 V as acceptable. Within this selected subset, the largest and smallest occurring values for each of the critical processing parameters were taken. This corresponds to finding upper and lower boundaries for in-line measurements, or tolerance limits, which would make an acceptable threshold voltage possible. Beyond these extreme boundaries no acceptable threshold voltage can be found utilizing any combination. The extreme possible values are listed in Table I . Fig. 2(a) . However only those MOSFET's in the striped area, which also are intersecting with the shaded area, are workable MOSFET's. Other sets of fixed limits can be chosen anywhere between the dotted and dashed lines in Fig. 1 , and the acceptance region would be the rectangular shaped area between intersecting pairs of upper and lower lines. If the extreme possible values were used (intersection of the striped areas in Fig. 2(b) ), almost half of the wafers produced would be discarded at the end of processing, because they would be in the upper right area of the rectangle, i.e., the threshold voltage is greater than 0.25 V. If acceptance region is narrowed to the area where an acceptable threshold voltage is always obtained ("overlapping box" on Table I , and intersection of the striped regions on Fig. 2(c) ), the yield would be reduced to be almost half of its potential. range (all overlapping boxes) . In all cases the acceptance region would be the intersection of the striped areas. Wafers within that intersection, but not overlapping with the gray shaded area, would erroneously be accepted, and vice versa, wafers falling into the gray area but outside the intersection of striped areas, would be discarded erroneously. LTL and UTL are the lower and upper tolerance limits, respectively.
Any choice of too wide boundaries would include too many wafers for which an acceptable threshold voltage cannot be expected, but process them through the whole line, which is an expensive exercise. Too narrow boundaries would exclude too many potentially good wafers. The solution is the relaxation of acceptance limits RAL.
Iv. RELAXATION OF ACCEPTANCE

LIMITS: THE HIGH YIELD ALTERNATIVE
The RAL method is a quality-acceptance criterion, based on the concept that several combinations can give the effect of the same result. A device parameter may be found to be within acceptable tolerance limits, although individual in-line measurements appear to be beyond tolerance, or vice versa. The technique consists in relaxing the quality acceptance limits (tolerance limits) to be anywhere within the acceptance region for the threshold voltage, i.e., the shaded area in Fig. I . From the results of in-line measurements, the acceptheject criterion is flexibly found. By monitoring the progress after each step, it can be decided whether the wafer will be processed further, or should be removed from the line. This can be easily done by either solving a second order polynomial, or by consulting the contour map. The process is described in more detail below for the case of threshold voltage.
A. Application of the RAL Criterion
The expression of the second order polynomial adapted to our case is
(1) For practical purposes the second order polynomial fit needs to be done only once for a MOSFET design. To avoid numerical problems caused by the magnitude of the quantities involved, all numbers have to be normalized with respect to their processing specification value, before being used in polynomial calculations. After the polynomial evaluations, the normalization has to be reverted back to the actual values of the threshold voltage.
B. RAL Simulation Experimenl
A Monte Carlo simulation experiment was set up to compare the yield benefits of RAL with fixed-limit sampling. This experiment consisted in generating 500 data sets of processing parameters, simulating random fluctuations around the processing specification value (recipe). The data sets were fed into a device simulator [7] to determine the threshold voltage. The data sets or samples, were then subject to "quality inspections" following the same sequence as they would be for in-line measurements, applying the criteria of fixed-tolerance limits of the overlapping box. Samples failing the acceptance criteria were subsequently excluded. The same original sample sets were also examined with RAL criteria. A final comparison of both sets revealed that only 27.7% would be accepted following a fixed tolerance limits procedure, 56.9% would be accepted with RAL, i.e., 29.2% more acceptable wafers were found by the RAL procedure than with the fixed tolerance limits, doubling the yield. The yield increase is due to recognizing potentially good wafers. Further comparisons showed good accuracy between the threshold voltages found by polynomial approximation and the Monte Carlo simulations. One can conclude that the polynomial approximation is a good estimate for threshold voltage predictions.
It should be noted that RAL cannot guarantee that an acceptable threshold voltage will be achieved for that wafer. Nevertheless, the wafers kept in the production line have a high likelihood of producing acceptable threshold voltages. This means that more wafers are processed until the end, which might have been otherwise discarded by unrealistic fixed-tolerance limits. On the other hand, not all wafers kept in production up to and including the implant for threshold voltage adjustment will stay in the line. It is most likely after the third critical processing step, i.e., the etching of the gate length, when a clear cut decision is taken. The saving is in avoiding further processing wafers that are unlikely to produce acceptable threshold voltage. RAL is suitable for relatively small deviations from recipe, when a process is well tuned. For larger deviations, for example when the gate oxide is thicker than the upper extreme limit, a forward correction technique such as dynamic design processing (DDP) can be used [8] .
V. CONCLUSION
In this paper RAL has been presented as a novel technique for processing step in-line quality assessments for deep submicron MOSFET's. The method is opposed to traditionally fixed in-line quality acceptance limits (tolerance limits). It has been shown that for future 0 . l -p n technology a quality assessment using fixed-tolerance limits is not recommendable. This is because the geometric shape of the threshold voltage acceptance region is irregular, making an unambiguous correspondence to fixed-tolerance limits impractical.
With RAL a yield increase of almost 30% has been found. This establishes superiority of RAL as a quality assessment procedure.
Further research will be directed towards refinements and combining benefits into one integrated quality-assurance program.
